This project gives a implementation of a convolution engine. The design has two sub designs A convolution engine and a distributed control memory controller The engine is intended to be a high performance low in power and highly parallelized. The project is hoped to give high performance than existing architectures.