Proposal Title: 8-Bit Vedic Multiplier with Signed and Unsigned Capability

Introduction Multiplication is a key operation in many digital systems, particularly in signal processing and arithmetic computations. Vedic multipliers, based on ancient Indian mathematics, provide an efficient solution by minimizing the number of computational steps. This leads to optimized performance in terms of speed, area, and power consumption. In modern processors, the ability to handle both signed and unsigned binary numbers further enhances the flexibility and utility of the multiplier

Overview

This project implements an 8-Bit Vedic Multiplier capable of performing both signed and unsigned binary multiplications. The design leverages Vedic mathematics, known for its efficiency and reduced computational steps, to achieve an optimized balance of speed, area, and power consumption. The use of Vedic algorithms minimizes the number of logic gates required, resulting in faster operations and lower power dissipation.

The design can be easily scaled to accommodate different bit-widths, such as 4-bit, 8-bit, or 16-bit multipliers, by making minor modifications. This flexibility makes the multiplier highly suitable for digital systems requiring variable precision in arithmetic operations.

Features

Signed and Unsigned Multiplication: The design supports both signed and unsigned binary multiplication, controlled by a single input signal (Control).
High Speed: The Vedic multiplication algorithm uses a vertical and crosswise approach to reduce computational steps, resulting in faster operations compared to conventional methods.
Area Efficient: Fewer logic gates and the use of carry look-ahead adders (CLA) minimize the overall area, making it suitable for silicon implementation.
Low Power Consumption: Reduced logic gate usage and fewer switching activities lead to lower dynamic power consumption.
Scalability: The design can be easily extended to higher bit-widths, such as 16-bit or 32-bit, for more complex applications.

Estimated Specifications

Design Spec Estimation

Specifications	Number
Inputs	19
Outputs	16
Estimate Core Area (mm^2)	0.035308

==================================================

Inputs and Outputs

Inputs:
- A[7:0]: 8-bit multiplicand
- B[7:0]: 8-bit multiplier
- Control: 1-bit signal to select signed (1) or unsigned (0) multiplication
- clk: Clock Signal
- rst: Non-inverting Reset
Output:
- P[15:0]: 16-bit product of the multiplication

Expected Outcome

To design an 8-bit vedic multiplier with signed and unsigned capability

Outcome: To successfully design the “8-Bit Vedic Multiplier with Signed and Unsigned Capability.” This includes a well-documented and comprehensive design of the circuit, featuring a detailed schematic that outlines the logic and arithmetic operations. Thorough simulation and verification should confirm the circuit's accuracy and functionality. The design should carry out the correct multiplication operation based on the Control signal given, which is “1” for signed multiplication and “0” for unsigned multiplication. The output result from the multiplier should be the correct expected value based on the value input of multiplicand and multiplier given.

To fabricate an 8-bit vedic multiplier with signed and unsigned capability

Outcome: To successfully fabricate the “8-Bit Vedic Multiplier with Signed and Unsigned Capability” circuit on a silicon wafer using advanced semiconductor fabrication processes. This involves the precise realization of the designed layout on the IC chip. The area of the fabricated chip should be small as this is one of the objectives in designing the multiplier using Vedic algorithm.

To test the functionality of an 8-bit vedic multiplier with signed and unsigned capability

Outcome: To successfully conduct test on the fabricated 8-bit vedic multiplier with signed and unsigned capability circuit. Thorough verification and testing should be conducted to ensure functionality. The test should include the functionality test, speed test, accuracy and power consumption test to ensure that it meet the desire specifications. The physical test result should be cross-checked with the initial objective and simulation results to match the required result. Successfully testing and validation of the circuit will establish its readiness for integration into a larger arithmetic processor, enabling efficient multiplication operation.

Block Diagram

                                 Apache License
                           Version 2.0, January 2004
                        http://www.apache.org/licenses/

   TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION

   1. Definitions.

      "License" shall mean the terms and conditions for use, reproduction,
      and distribution as defined by Sections 1 through 9 of this document.

      "Licensor" shall mean the copyright owner or entity authorized by
      the copyright owner that is granting the License.

      "Legal Entity" shall mean the union of the acting entity and all
      other entities that control, are controlled by, or are under common
      control with that entity. For the purposes of this definition,
      "control" means (i) the power, direct or indirect, to cause the
      direction or management of such entity, whether by contract or
      otherwise, or (ii) ownership of fifty percent (50%) or more of the
      outstanding shares, or (iii) beneficial ownership of such entity.

      "You" (or "Your") shall mean an individual or Legal Entity
      exercising permissions granted by this License.

      "Source" form shall mean the preferred form for making modifications,
      including but not limited to software source code, documentation
      source, and configuration files.

      "Object" form shall mean any form resulting from mechanical
      transformation or translation of a Source form, including but
      not limited to compiled object code, generated documentation,
      and conversions to other media types.

      "Work" shall mean the work of authorship, whether in Source or
      Object form, made available under the License, as indicated by a
      copyright notice that is included in or attached to the work
      (an example is provided in the Appendix below).

      "Derivative Works" shall mean any work, whether in Source or Object
      form, that is based on (or derived from) the Work and for which the
      editorial revisions, annotations, elaborations, or other modifications
      represent, as a whole, an original work of authorship. For the purposes
      of this License, Derivative Works shall not include works that remain
      separable from, or merely link (or bind by name) to the interfaces of,
      the Work and Derivative Works thereof.

      "Contribution" shall mean any work of authorship, including
      the original version of the Work and any modifications or additions
      to that Work or Derivative Works thereof, that is intentionally
      submitted to Licensor for inclusion in the Work by the copyright owner
      or by an individual or Legal Entity authorized to submit on behalf of
      the copyright owner. For the purposes of this definition, "submitted"
      means any form of electronic, verbal, or written communication sent
      to the Licensor or its representatives, including but not limited to
      communication on electronic mailing lists, source code control systems,
      and issue tracking systems that are managed by, or on behalf of, the
      Licensor for the purpose of discussing and improving the Work, but
      excluding communication that is conspicuously marked or otherwise
      designated in writing by the copyright owner as "Not a Contribution."

      "Contributor" shall mean Licensor and any individual or Legal Entity
      on behalf of whom a Contribution has been received by Licensor and
      subsequently incorporated within the Work.

   2. Grant of Copyright License. Subject to the terms and conditions of
      this License, each Contributor hereby grants to You a perpetual,
      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
      copyright license to reproduce, prepare Derivative Works of,
      publicly display, publicly perform, sublicense, and distribute the
      Work and such Derivative Works in Source or Object form.

   3. Grant of Patent License. Subject to the terms and conditions of
      this License, each Contributor hereby grants to You a perpetual,
      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
      (except as stated in this section) patent license to make, have made,
      use, offer to sell, sell, import, and otherwise transfer the Work,
      where such license applies only to those patent claims licensable
      by such Contributor that are necessarily infringed by their
      Contribution(s) alone or by combination of their Contribution(s)
      with the Work to which such Contribution(s) was submitted. If You
      institute patent litigation against any entity (including a
      cross-claim or counterclaim in a lawsuit) alleging that the Work
      or a Contribution incorporated within the Work constitutes direct
      or contributory patent infringement, then any patent licenses
      granted to You under this License for that Work shall terminate
      as of the date such litigation is filed.

   4. Redistribution. You may reproduce and distribute copies of the
      Work or Derivative Works thereof in any medium, with or without
      modifications, and in Source or Object form, provided that You
      meet the following conditions:

      (a) You must give any other recipients of the Work or
          Derivative Works a copy of this License; and

      (b) You must cause any modified files to carry prominent notices
          stating that You changed the files; and

      (c) You must retain, in the Source form of any Derivative Works
          that You distribute, all copyright, patent, trademark, and
          attribution notices from the Source form of the Work,
          excluding those notices that do not pertain to any part of
          the Derivative Works; and

      (d) If the Work includes a "NOTICE" text file as part of its
          distribution, then any Derivative Works that You distribute must
          include a readable copy of the attribution notices contained
          within such NOTICE file, excluding those notices that do not
          pertain to any part of the Derivative Works, in at least one
          of the following places: within a NOTICE text file distributed
          as part of the Derivative Works; within the Source form or
          documentation, if provided along with the Derivative Works; or,
          within a display generated by the Derivative Works, if and
          wherever such third-party notices normally appear. The contents
          of the NOTICE file are for informational purposes only and
          do not modify the License. You may add Your own attribution
          notices within Derivative Works that You distribute, alongside
          or as an addendum to the NOTICE text from the Work, provided
          that such additional attribution notices cannot be construed
          as modifying the License.

      You may add Your own copyright statement to Your modifications and
      may provide additional or different license terms and conditions
      for use, reproduction, or distribution of Your modifications, or
      for any such Derivative Works as a whole, provided Your use,
      reproduction, and distribution of the Work otherwise complies with
      the conditions stated in this License.

   5. Submission of Contributions. Unless You explicitly state otherwise,
      any Contribution intentionally submitted for inclusion in the Work
      by You to the Licensor shall be under the terms and conditions of
      this License, without any additional terms or conditions.
      Notwithstanding the above, nothing herein shall supersede or modify
      the terms of any separate license agreement you may have executed
      with Licensor regarding such Contributions.

   6. Trademarks. This License does not grant permission to use the trade
      names, trademarks, service marks, or product names of the Licensor,
      except as required for reasonable and customary use in describing the
      origin of the Work and reproducing the content of the NOTICE file.

   7. Disclaimer of Warranty. Unless required by applicable law or
      agreed to in writing, Licensor provides the Work (and each
      Contributor provides its Contributions) on an "AS IS" BASIS,
      WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
      implied, including, without limitation, any warranties or conditions
      of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
      PARTICULAR PURPOSE. You are solely responsible for determining the
      appropriateness of using or redistributing the Work and assume any
      risks associated with Your exercise of permissions under this License.

   8. Limitation of Liability. In no event and under no legal theory,
      whether in tort (including negligence), contract, or otherwise,
      unless required by applicable law (such as deliberate and grossly
      negligent acts) or agreed to in writing, shall any Contributor be
      liable to You for damages, including any direct, indirect, special,
      incidental, or consequential damages of any character arising as a
      result of this License or out of the use or inability to use the
      Work (including but not limited to damages for loss of goodwill,
      work stoppage, computer failure or malfunction, or any and all
      other commercial damages or losses), even if such Contributor
      has been advised of the possibility of such damages.

   9. Accepting Warranty or Additional Liability. While redistributing
      the Work or Derivative Works thereof, You may choose to offer,
      and charge a fee for, acceptance of support, warranty, indemnity,
      or other liability obligations and/or rights consistent with this
      License. However, in accepting such obligations, You may act only
      on Your own behalf and on Your sole responsibility, not on behalf
      of any other Contributor, and only if You agree to indemnify,
      defend, and hold each Contributor harmless for any liability
      incurred by, or claims asserted against, such Contributor by reason
      of your accepting any such warranty or additional liability.

   END OF TERMS AND CONDITIONS

   APPENDIX: How to apply the Apache License to your work.

      To apply the Apache License to your work, attach the following
      boilerplate notice, with the fields enclosed by brackets "[]"
      replaced with your own identifying information. (Don't include
      the brackets!)  The text should be enclosed in the appropriate
      comment syntax for the file format. We also recommend that a
      file or class name and description of purpose be included on the
      same "printed page" as the copyright notice for easier
      identification within third-party archives.

   Copyright [yyyy] [name of copyright owner]

   Licensed under the Apache License, Version 2.0 (the "License");
   you may not use this file except in compliance with the License.
   You may obtain a copy of the License at

       http://www.apache.org/licenses/LICENSE-2.0

   Unless required by applicable law or agreed to in writing, software
   distributed under the License is distributed on an "AS IS" BASIS,
   WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
   See the License for the specific language governing permissions and
   limitations under the License.

[10/26/24 07:17:05 PDT] SUBMITTED






[10/26/24 07:22:29 PDT] STARTED






[10/26/24 07:22:32 PDT] PROJECT GIT INFO
Repository: https:/repositories.efabless.com/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git | Branch: main | Commit: 93538580401c3c17009cc4ce3ed6f5690f37fb10






[10/26/24 07:22:32 PDT] EXTRACTING FILES
Extracting compressed files in: UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git






[10/26/24 07:22:32 PDT] PROJECT TYPE INFO
digital






[10/26/24 07:22:33 PDT] PROJECT GDS INFO
user_project_wrapper: 414cbf6c4d0166cb21f2d4e92c8ae4aedc43ee1b






[10/26/24 07:22:33 PDT] TOOLS INFO
KLayout: v0.29.2 | Magic: v8.3.471






[10/26/24 07:22:33 PDT] PDKS INFO
SKY130A: None | Open PDKs: 0fe599b2afb6708d281543108caf8310912f54af






[10/26/24 07:22:33 PDT] START
Precheck Started, the full log 'precheck.log' will be located in '/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs'






[10/26/24 07:22:33 PDT] PRECHECK SEQUENCE
Precheck will run the following checks: [Makefile, Top Cell Check, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea, Spike Check, Illegal Cellname Check, OEB, LVS]






[10/26/24 07:22:33 PDT] STEP UPDATE
Executing Check 1 of 16: Makefile






[10/26/24 07:22:33 PDT] MAKEFILE CHECK PASSED
Makefile valid.






[10/26/24 07:22:33 PDT] STEP UPDATE
Executing Check 2 of 16: Top Cell Check






[10/26/24 07:22:33 PDT] TOP CELL CHECK CHECK PASSED
The GDS file, user_project_wrapper.gds, has exactly 1 topcell.






[10/26/24 07:22:33 PDT] STEP UPDATE
Executing Check 3 of 16: Consistency






[10/26/24 07:22:39 PDT] NETLIST CONSISTENCY CHECK PASSED
user_project_wrapper netlist passed all consistency checks.






[10/26/24 07:22:39 PDT] CONSISTENCY CHECK PASSED
The user netlist and the top netlist are valid.






[10/26/24 07:22:39 PDT] STEP UPDATE
Executing Check 4 of 16: GPIO-Defines






[10/26/24 07:22:41 PDT] GPIO-DEFINES CHECK PASSED
The user verilog/rtl/user_defines.v is valid.






[10/26/24 07:22:41 PDT] STEP UPDATE
Executing Check 5 of 16: XOR






[10/26/24 07:22:47 PDT] XOR CHECK UPDATE
Total XOR differences: 0, for more details view /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/user_project_wrapper.xor.gds






[10/26/24 07:22:47 PDT] XOR CHECK PASSED
The GDS file has no XOR violations.






[10/26/24 07:22:47 PDT] STEP UPDATE
Executing Check 6 of 16: Magic DRC






[10/26/24 07:22:54 PDT] MAGIC DRC CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:22:54 PDT] STEP UPDATE
Executing Check 7 of 16: Klayout FEOL






[10/26/24 07:22:59 PDT] KLAYOUT FEOL CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:22:59 PDT] STEP UPDATE
Executing Check 8 of 16: Klayout BEOL






[10/26/24 07:23:09 PDT] KLAYOUT BEOL CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:09 PDT] STEP UPDATE
Executing Check 9 of 16: Klayout Offgrid






[10/26/24 07:23:13 PDT] KLAYOUT OFFGRID CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:13 PDT] STEP UPDATE
Executing Check 10 of 16: Klayout Metal Minimum Clear Area Density






[10/26/24 07:23:16 PDT] KLAYOUT METAL MINIMUM CLEAR AREA DENSITY CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:16 PDT] STEP UPDATE
Executing Check 11 of 16: Klayout Pin Label Purposes Overlapping Drawing






[10/26/24 07:23:18 PDT] KLAYOUT PIN LABEL PURPOSES OVERLAPPING DRAWING CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:18 PDT] STEP UPDATE
Executing Check 12 of 16: Klayout ZeroArea






[10/26/24 07:23:20 PDT] KLAYOUT ZEROAREA CHECK PASSED
The GDS file, user_project_wrapper.gds, has no DRC violations.






[10/26/24 07:23:21 PDT] STEP UPDATE
Executing Check 13 of 16: Spike Check






[10/26/24 07:23:23 PDT] SPIKE CHECK CHECK PASSED
The GDS file, user_project_wrapper.gds, has no spike errors.






[10/26/24 07:23:23 PDT] STEP UPDATE
Executing Check 14 of 16: Illegal Cellname Check






[10/26/24 07:23:23 PDT] ILLEGAL CELLNAME CHECK CHECK PASSED
The GDS file, user_project_wrapper.gds, has no Illegal Cellnames errors.






[10/26/24 07:23:23 PDT] STEP UPDATE
Executing Check 15 of 16: OEB






[10/26/24 07:23:40 PDT] OEB CHECK PASSED
The design, user_project_wrapper, has no OEB violations.






[10/26/24 07:23:40 PDT] STEP UPDATE
Executing Check 16 of 16: LVS






[10/26/24 07:23:58 PDT] LVS CHECK PASSED
The design, user_project_wrapper, has no LVS violations.






[10/26/24 07:23:59 PDT] FINISH
Executing Finished, the full log 'precheck.log' can be found in '/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs'






[10/26/24 07:23:59 PDT] SUCCESS
All Checks Passed !!!






[10/26/24 07:23:59 PDT] SUCCEEDED
STDOUT: Loading Job # 836c8dd3-5590-4e24-a383-7788d877bbf3 ...
STDOUT: Commercial Shuttle MPW Precheck | Starting Job # 836c8dd3-5590-4e24-a383-7788d877bbf3 ...
STDOUT: {{Project Git Info}} Repository: https:/repositories.efabless.com/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git | Branch: main | Commit: 93538580401c3c17009cc4ce3ed6f5690f37fb10
STDOUT: {{EXTRACTING FILES}} Extracting compressed files in: UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git
STDOUT: {{Project Type Info}} digital
STDOUT: {{Project GDS Info}} user_project_wrapper: 414cbf6c4d0166cb21f2d4e92c8ae4aedc43ee1b
STDOUT: {{Tools Info}} KLayout: v0.29.2 | Magic: v8.3.471
STDOUT: {{PDKs Info}} SKY130A: None | Open PDKs: 0fe599b2afb6708d281543108caf8310912f54af
STDOUT: {{START}} Precheck Started, the full log 'precheck.log' will be located in '/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs'
STDOUT: {{PRECHECK SEQUENCE}} Precheck will run the following checks: [Makefile, Top Cell Check, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea, Spike Check, Illegal Cellname Check, OEB, LVS]
STDOUT: {{STEP UPDATE}} Executing Check 1 of 16: Makefile
STDOUT: {{MAKEFILE CHECK PASSED}} Makefile valid.
STDOUT: {{STEP UPDATE}} Executing Check 2 of 16: Top Cell Check
STDOUT: Success: Single top cell 'user_project_wrapper' found in the GDS layout.
STDOUT: {{Top Cell Check CHECK PASSED}} The GDS file, user_project_wrapper.gds, has exactly 1 topcell.
STDOUT: {{STEP UPDATE}} Executing Check 3 of 16: Consistency
STDOUT: PORTS CHECK PASSED: Netlist user_project_wrapper ports match the golden wrapper ports
STDOUT: COMPLEXITY CHECK PASSED: Netlist user_project_wrapper contains at least 1 instances (1 instances).
STDOUT: MODELING CHECK PASSED: Netlist user_project_wrapper is structural.
STDOUT: LAYOUT CHECK PASSED: The GDS layout for user_project_wrapper matches the provided structural netlist.
STDOUT: POWER CONNECTIONS CHECK PASSED: All instances in user_project_wrapper are connected to power
STDOUT: PORT TYPES CHECK PASSED: Netlist user_project_wrapper port types match the golden wrapper port types.
STDOUT: {{NETLIST CONSISTENCY CHECK PASSED}} user_project_wrapper netlist passed all consistency checks.
STDOUT: {{CONSISTENCY CHECK PASSED}} The user netlist and the top netlist are valid.
STDOUT: {{STEP UPDATE}} Executing Check 4 of 16: GPIO-Defines
STDOUT: GPIO-DEFINES: Checking verilog/rtl/user_defines.v, parsing files: ['/opt/checks/gpio_defines_check/verilog_assets/gpio_modes_base.v', 'UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/rtl/user_defines.v', '/opt/checks/gpio_defines_check/verilog_assets/gpio_modes_observe.v']
STDERR: Generating LALR tables
STDERR: WARNING: 183 shift/reduce conflicts
STDOUT: GPIO-DEFINES report path: /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/gpio_defines.report
STDOUT: {{GPIO-DEFINES CHECK PASSED}} The user verilog/rtl/user_defines.v is valid.
STDOUT: {{STEP UPDATE}} Executing Check 5 of 16: XOR
STDOUT: {{XOR CHECK UPDATE}} Total XOR differences: 0, for more details view /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/user_project_wrapper.xor.gds
STDOUT: {{XOR CHECK PASSED}} The GDS file has no XOR violations.
STDOUT: {{STEP UPDATE}} Executing Check 6 of 16: Magic DRC
STDOUT: Found 0 violations
STDOUT: 0 DRC violations
STDOUT: {{MAGIC DRC CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 7 of 16: Klayout FEOL
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/tech-files/sky130A_mr.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_feol_check.xml -rd thr=8 -rd feol=true >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_feol_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout FEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 8 of 16: Klayout BEOL
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/tech-files/sky130A_mr.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_beol_check.xml -rd thr=8 -rd beol=true >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_beol_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout BEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 9 of 16: Klayout Offgrid
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/tech-files/sky130A_mr.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_offgrid_check.xml -rd thr=8 -rd offgrid=true >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_offgrid_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout Offgrid CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 10 of 16: Klayout Metal Minimum Clear Area Density
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/drc_checks/klayout/met_min_ca_density.lydrc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_met_min_ca_density_check.xml -rd thr=8 >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_met_min_ca_density_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout Metal Minimum Clear Area Density CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 11 of 16: Klayout Pin Label Purposes Overlapping Drawing
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/drc_checks/klayout/pin_label_purposes_overlapping_drawing.rb.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml -rd thr=8 -rd top_cell_name=user_project_wrapper >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_pin_label_purposes_overlapping_drawing_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout Pin Label Purposes Overlapping Drawing CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 12 of 16: Klayout ZeroArea
STDOUT: in CUSTOM klayout_gds_drc_check
STDOUT: run: klayout -b -r /opt/checks/drc_checks/klayout/zeroarea.rb.drc -rd input=UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/klayout_zeroarea_check.xml -rd thr=8 -rd cleaned_output=/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/user_project_wrapper_no_zero_areas.gds >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/klayout_zeroarea_check.log
STDOUT: No DRC Violations found
STDOUT: {{Klayout ZeroArea CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
STDOUT: {{STEP UPDATE}} Executing Check 13 of 16: Spike Check
STDOUT: run: bash /opt/checks/spike_check/gdsArea0 -V -m /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/outputs/reports/spike_check.xml UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds >& /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/spike_check.log
STDOUT: No Spikes found
STDOUT: {{Spike Check CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no spike errors.
STDOUT: {{STEP UPDATE}} Executing Check 14 of 16: Illegal Cellname Check
STDOUT: {{Illegal Cellname Check CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no Illegal Cellnames errors.
STDOUT: {{STEP UPDATE}} Executing Check 15 of 16: OEB
STDOUT: Loading LVS environment from UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/lvs/user_project_wrapper/lvs_config.json
STDOUT: EXTRACT_FLATGLOB :
STDOUT: EXTRACT_ABSTRACT : *__fill_* *__fakediode_* *__tapvpwrvgnd_*
STDOUT: LVS_FLATTEN :
STDOUT: LVS_NOFLATTEN :
STDOUT: LVS_IGNORE :
STDOUT: LVS_SPICE_FILES : /opt/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice /opt/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
STDOUT: LVS_VERILOG_FILES : UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/gl/vmsu_8bit_top.v UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/gl/user_project_wrapper.v
STDOUT: LAYOUT_FILE : UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds
STDOUT: run: run_oeb_check
STDOUT: OEB output directory: /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3
STDOUT: {{OEB CHECK PASSED}} The design, user_project_wrapper, has no OEB violations.
STDOUT: {{STEP UPDATE}} Executing Check 16 of 16: LVS
STDOUT: Loading LVS environment from UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/lvs/user_project_wrapper/lvs_config.json
STDOUT: EXTRACT_FLATGLOB :
STDOUT: EXTRACT_ABSTRACT : *__fill_* *__fakediode_* *__tapvpwrvgnd_*
STDOUT: LVS_FLATTEN :
STDOUT: LVS_NOFLATTEN :
STDOUT: LVS_IGNORE :
STDOUT: LVS_SPICE_FILES : /opt/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice /opt/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
STDOUT: LVS_VERILOG_FILES : UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/gl/vmsu_8bit_top.v UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/verilog/gl/user_project_wrapper.v
STDOUT: LAYOUT_FILE : UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned.git/gds/user_project_wrapper.gds
STDOUT: run: run_be_checks
STDOUT: LVS output directory: /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3
STDOUT: WARNING ERC CHECK FAILED, stat=4, see /mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs/LVS_check.log
STDOUT: {{LVS CHECK PASSED}} The design, user_project_wrapper, has no LVS violations.
STDOUT: {{FINISH}} Executing Finished, the full log 'precheck.log' can be found in '/mnt/users_data/jobs/kuanchinyi/UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned/836c8dd3-5590-4e24-a383-7788d877bbf3/logs'
STDOUT: {{SUCCESS}} All Checks Passed !!!

kuanchinyi / UNIC-CASS-24-8bit_vedic_multiplier_signed_unsigned