kisek
kisek • Joined 10 months ago
Projects
1 Projects
kisek/rvcore_chip2
We are developing an optimized RV32I processor named RVCoreP, adopting five-stage pipelining targetting both FPGAs and ASICs. This project aims to evaluate our preliminary processor design regarding operating frequency and power consumption.