kmealey2

Kate Mealey • Joined 10 months ago

Projects

3 Projects
mattmorrison/nd-mips8-efabless
Demo and Student Projects for Fall 2023 CSE 30342 Digital Integrated Circuits at the University of Notre Dame
lcsaszar/Signal_Sage_Traffic_Controller
This project is based on the examples in section 2.4.5 of Digital Electronics 3: Finite-state Machines, and the FSM state machine example from Chapter 5 Section 5 of Figure 5.5 of The Zen of Exotic Computing [2][1]. There are two modules to the design: the controller and the counter. The counter has the inputs of EN =1, clk, clr (clear) with the outputs of rcoL (long count), rcos (short count). The counter-output values are fed into S and L controller inputs, respectively. Then, the controller has the remaining R, C, and clk inputs, with IC, NR, NG, NY, ER, EG, and EY outputs. The outputs of the N value represent the state of the traffic light facing north-south streets, while the output of the values starting with E represents the state of the traffic light facing east and west. By default, the North/South street is green, while the East/West street is red. Changes in state color are determined by the value of C "detecting" a car present on the East-West street(s).
kmealey2/Traffic_Light_Controller
This chip models the behavior of a traffic light in a four-way intersection.