Efabless Repositories

Code hosting system for your Efabless projects

All Projects 574

raven_crown / UNIC-CASS_precheck_egd_top
Power-optimized Exponential Golomb Decoder for H.264 Video DecodingAs a team committed to enhancing video playback performance through this project, our efforts stem from a deep understanding of the challenges faced by camera and object detection algorithms. By delivering an open-source, high-performance solution, we aspire to empower...
1 0 0 0 Apache-2.0 Updated a year ago
trungnguyen0503fl / UNIC_CASS_precheck_LDO_ITA
A low voltage dropout regulator used for IoT applications
0 0 0 0
juansebastianmoya7 / UNIC-CASS_precheck_PLL_Uniandes
We designed a PLL for BLE applications with a reference clock of 75MHz.
0 0 0 0
vicenteramirezp / UNIC-CASS_precheck_BLE
We propose to design a Bluetooth Low-Energy (BLE) Transmitter consisting of a Class-B CMOS Digitally Controlled Oscillator (DCO) and a Class-D Power Amplifier (PA) with on-chip matching designed to deliver 0 dBm to a 50 Ω load at maximum drain efficiency. In order to simplify the design, the first iteration will not include a PLL, only an...
0 0 0 0 Apache-2.0
jdicorpo / RX-Receiver_Frontend
Simple RF Receiver front-end for WiFi 6 (5.925 GHz). Aims to improve linearity on LNA and Mixer.
0 0 0 0 Apache-2.0
salaheag / UNIC-CASS_precheck_AI_CORDIC_LIU
Description of the Design Idea:* The COordinate Rotation DIgital Computer (CORDIC) is a multiplier-less and hardware friendly circuit processor that uses shift-add operations to compute mathematical operations such as trigonometric functions, division, square root, and others. CORDIC is of high interest in many application domains such as...
0 0 0 0 Apache-2.0
ac3e_chile_chipathon_team / dumy_project
unic-cass test
0 0 0 0
yangd333 / RX-Receiver_Frontend
Simple RF Receiver front-end for WiFi 6 (5.925 GHz). Aims to improve linearity on LNA and Mixer.
0 0 0 0 Apache-2.0 Updated a year ago
sbowles22 / Purdue-STARS-NEBULA-1
Nano Electronics Bringing Undergraduate Learning Ahead (NEBULA) is a project from the Purdue Semiconductor Training And Readiness for Semiconductors (STARS) program that contains 12 early undergrad student projects.
0 0 0 0 Apache-2.0
jdicorpo / test-add-to-shutle
this is a test project
0 0 0 0 Updated a year ago
jdicorpo / caravel_openframe_project
Example project demonstrating the use of caravel openframe.
0 0 0 0
sbowles22 / Purdue-STARS-NEBULA
Nano Electronics Bringing Undergraduate Learning Ahead
0 0 0 0 Apache-2.0 Updated a year ago
hadirkhan10 / openram-testchip-v4
A testchip containing multiple openram generated memories and testing infrastructure
0 0 0 0 Apache-2.0
passant / Counter-OL2
Counter user project example using OpenLane 2
0 0 0 0 Apache-2.0
darkness / test
testp
0 0 0 0 Updated a year ago
urish / tinytapeout-05
Tiny Tapeout 05 - Visit https://tinytapeout.com for more information on the project and how to get involved
0 0 0 0 Apache-2.0 Updated a year ago
jdicorpo / doc_test
repo to test documentation rendering
0 0 0 0 Updated a year ago
asmamohsin997 / CyberGuard-Fortifying_Tomorrows_data-AI_based
In the contemporary landscape of computing, where data is vital, safeguarding its integrity is paramount. However, modern computing systems are under constant threat from data injection attacks – a category of cyberattacks that seeks to compromise system integrity, manipulate data, and breach security defenses. Data injection attacks, also...
0 0 0 0 Apache-2.0
benisonpin / ISP_cteTWLCEO
Integrate the RISC-V & ISP pipeline
1 1 0 0 Apache-2.0 Updated a year ago
markzakharov / MASC_AI_Synthesized_Cryptoprocessor
Group of researchers from UCSC are submitting a ChatGPT-4 designed and tested RISC-V 32-bit compliant crypto extension accelerator. All the designs and tests were written by ChatGPT-4 and were done in DSLX, a google-created High Level Synthesis language. DSLX uses a Rust-style syntax, making it easy for LLMs to understand given the wealth of...
0 0 0 0 Apache-2.0
liam / IMPACT_Custom_SRAM_01
IMPACT labs custom SRAM design, built from custom Magic and Xschem designs, to verify and validate design functionality.
0 0 0 0 Apache-2.0 Updated a year ago
chipignite / caravel_user_project
Caravel User Project provides a template for implementing designs using Caravel compatible with chipIgnite.
0 2 0 0 Apache-2.0 Updated a year ago
baungarten / AI_by_AI
CNN-based MNIST Classifier Integrated Circuit (IC) using ChatGPT-4
0 0 0 0 Apache-2.0 Updated a year ago
noritsuna / Edge_Circuit_Designer
This project is an Edge AI execution environment for running Meta's LLaMa2 and Code LLaMa on a Raspberry Pi 4 with 64-bit OS to automatically generate verilog code.
0 0 0 0 Apache-2.0
jdicorpo / demo_5
this is a demo project
1 0 0 0
arigongba / test
Design analog
0 0 0 0 Updated a year ago
wrs225 / Caravel-Vector-Coprocessor-AI
This is our submission for the EFabless AI Generated Chip Design Competition. It features a wishbone-accessible vector co-processor with 6 vector register files and 6 scalar register files. It supports floating point, boolean, integer, and scalar operations. Additionally it supports conditional vector instructions with predicate registers.
0 0 0 0 Apache-2.0 Updated a year ago
tugbahaykir / the
analog integrated circuit
0 0 0 0 Updated a year ago
veeresh_deshpande / Test
test
0 0 0 0 Updated a year ago
gavaskar / Counter
Redemonstration of the default example using the OpenLane flow.
0 0 0 0
jdicorpo / test_mirror
this is a test for mirroring from another git repo
0 0 0 0 Apache-2.0 Updated a year ago
clj / Test1
Attempt to try a design
0 0 0 0 Updated a year ago
mohamedkassem / caravel_STARS_test
test
0 0 0 0
giumaug / caravel_test
caravel test
0 0 0 0 Updated a year ago
giumaug / test
test
0 0 0 0 Updated a year ago
kaitlyn / Test
Test
0 0 0 0 Updated a year ago
erwannberlivet / Basics_for_Elektor
Integrated circuit basics files
0 0 0 0 Updated a year ago
urish / tinytapeout-04
Tiny Tapeout 04 Visit https://tinytapeout.com for more information on the project and how to get involved
0 1 0 0 Apache-2.0 Updated a year ago
jeetsumanto123 / AI-RISCV-Timer
This is an AI-RISCV-TIMER generated using the generative AI technique.
0 2 0 0 Apache-2.0 Updated a year ago
chipignite / chipignite-start-00
chipignite-start-00
0 0 0 0 Updated a year ago
hexu / ShaliSA
Shalicon systolic array
0 0 0 0
chipignite / chipignite-project9
chipignite-project9
0 0 0 0 Updated a year ago
chipignite / chipignite-project4
chipignite-project4
0 0 0 0 Updated a year ago
jdicorpo / 2309_test_2
User flow test for 2309 shuttle.
0 0 0 0 Apache-2.0
jdicorpo / 2309_test
The is a test project for CI 2309.
0 0 0 0 Apache-2.0 Updated a year ago
passant / LDOR1V8E
A test chip including three 3.3 V to 1.8 V, logic-controlled LDOs
0 0 0 0 Updated a year ago
passant / 3-IPs
Includes 3 different IPs; PSRAM controller, timer, and UART
0 0 0 0 Updated a year ago
passant / AES
AES accelerator example connected on the WB bus
0 1 0 0 Updated a year ago