Efabless Repositories
Code hosting system for your Efabless projects
All Projects 574
mvsegal08 / Spiking_Neuron_Cluster
Asynchronous digital neuromorphic network build from leaky integrate and fire neurons. In the works!
0
•
0
•
0
•
0
•
rohinthram / ArithmeticLogicUnit
An ALU design that can do arithmetic and logical computation that can be used to build a CPU
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
urish / tinytapeout-06
Tiny Tapeout 06 - Visit https://tinytapeout.com for more information on the project and how to get involved
0
•
1
•
0
•
0
•
Apache-2.0
•
Updated 7 months ago
moacir_monteiro / myFirstProject
First project to have a better compreension of the flow
0
•
0
•
0
•
0
•
•
Updated a year ago
urielcho / ITA23_GFMPW1
The primary objective of this project was to impart knowledge about the fundamentals of microchip creation using 130nm and 180nm technology. Key concepts, from Verilog design to obtaining the final GDS layout for fabrication, were covered.
0
•
0
•
0
•
0
•
Apache-2.0
willa / Research_JHHS
Dynamic CGRA-based accelerator prototype for RISC-V.
0
•
0
•
0
•
0
•
•
Updated a year ago
ishikai / ISHI-KAI_Multiple_Projects_OpenGFMPW-1
This project is a compilation of ISHI-KAI members' individual analog circuit projects for OpenGFMPW-1.
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
anandriisc / Design_VCO_for_RF
Design of low noise voltage controlled oscillator using 130 nm library meeting low power better performance and in minimum silicon area. This can be used as an application in RF communication engineering in transceivers in mobile handsets.
0
•
0
•
0
•
0
•
•
Updated a year ago
potereau / Chirper
First version of a chirp generator with complementary (sin and cos) output
0
•
0
•
0
•
0
•
•
Updated a year ago
ganga / CLIPSAFE
efabless chipIgnite incorporated project
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
piotro888 / ppcpu-3
Pipelined microprocessor with custom RISC architecture! (with caches and exported full system bus)
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
hl271 / edabk_brain_soc_w_synthesis
A project dedicated to developing a hardware-software co-design for neurosynaptic core based on Spike Neural Network (SNN) architecture, integrated with RISC-V based SoC, powered by the RTL code generated by ChatGPT-4 with advanced optimizations.
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
zanjani / GTO3
Analog and mixed signal project including SAR ADC
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
zanjani / GTO2
Analog and mixed signal project including SAR ADC
0
•
0
•
0
•
0
•
•
Updated a year ago
bslathi19 / quite_okay_accelerator
A pipelined QOI encode/decode accelerator designed.
0
•
0
•
0
•
0
•
Apache-2.0
thomas717 / DFF-based_PUF
An array designed to evaluate the stability and reliability over various physical environment of DFF-based PUF using ML-assisted method to create initialization data. The chip is designed to evaluate the GF180MCU node for PUF design and help the development of the debiasing scheme. PUF-based key generation should further enhance the security of...
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
mole99 / LeoSoC-GFMPW-1
A simple dual-core SoC with a range of true random number generators as payload.
0
•
1
•
0
•
0
•
Apache-2.0
•
Updated a year ago
noritsuna / micro_irritating_maze
This is a maze game played with tools using semiconductor chips before bonding. Specifically, the game is to use a 5um Tungsten Needle while looking into a semiconductor chip with a stereo microscope to go through a maze drawn with pads on the semiconductor chip.At this time, when the needle touches the maze wall, the LED for the crash judgment...
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated 11 months ago
zanjani / GTO1
Analog and mixed signal project including SAR ADC
1
•
0
•
0
•
0
•
•
Updated a year ago
delini1612 / EDABK_Brain_SoC
A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated by ChatGPT-4 with advanced optimizations.
1
•
0
•
0
•
0
•
Apache-2.0
duyhieubui / UNIC-CASS-IC4
This is the merged designs of IC4 in UNIC-CASS Program.
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
ruigelee / Rift2Go_2300_GF180_MPW1
Rift2300 Resubmission
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
tholin / tholin_multi_project
Multiple projects from multiple participants all on one die! Selected design gets access to the IO ports.
0
•
0
•
0
•
0
•
Apache-2.0
baungarten / HW_TI_Encryption
AI Hardware Attack Challenge, CINVESTAV-DD team.
0
•
0
•
0
•
0
•
Apache-2.0
emilgoh / ThreePhase_PWM_Generator
With the increasing demand for renewable energy and automation with drones and robots, the three-phase PWM technique is an essential component in a chip to drive motors and manage power in power electronic systems, facilitating a smooth conversion of electrical energy.The design also included dead time, which is essential in preventing short...
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
cal_poly_carp / CARP_SOC_2023
Cal Poly Computer Architecture Research Project (CARP)'s SoC, SRAM, and Peripherals, set up to measure reliability in a radioactive environment.
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
karthikmb / ai_solar_panel_monitor
Stabilising the current, voltage of the solar panel under controlled temerature
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
dburnett / WEST-1
Baseband and digital processing for a variety of projects in the WEST Lab.
0
•
0
•
0
•
0
•
Apache-2.0