Efabless Repositories
Code hosting system for your Efabless projects
All Projects 576
creativebioarray / HDLM2
Established from the pleural effusion of a 74-year-old man with Hodgkin lymphoma (nodular sclerosing, stage IV) in 1982
0
•
0
•
0
•
0
•
•
Updated 6 months ago
creativebiogene / hpv
Creative Biogene High-Risk Human Papillomavirus(HPV)Genotyping Real Time PCR Kit is used for the detection of High-risk HPV Genotypes in genital swabs, cervical cells and paraffin section samples by using real time PCR systems. An HPV infection is caused by human papillomavirus, a DNA virus from the papillomavirus family, of which over 170...
0
•
0
•
0
•
0
•
•
Updated a year ago
creativebiogene / hpvgenotyping
Creative Biogene High-Risk Human Papillomavirus(HPV)Genotyping Real Time PCR Kit is used for the detection of High-risk HPV Genotypes in genital swabs, cervical cells and paraffin section samples by using real time PCR systems. An HPV infection is caused by human papillomavirus, a DNA virus from the papillomavirus family, of which over 170...
0
•
0
•
0
•
0
•
•
Updated a year ago
creativebioarray / Human-CD19-B-Cells
B cells are a subset of lymphocytes that express clonally diverse cell surface immunoglobulin receptor. The B cell population is a vital component of the humoral immune response. B cell activation leads to antigen uptake and presentation, affinity maturation and class switching of the immunoglobulins, and antibody secretion. Purified human B...
0
•
0
•
0
•
0
•
•
Updated 11 months ago
creativebioarray / HumanTenocytes
Human Tenocytes are isolated from the patellar or Achilles tendon. The cells are isolated either by centrifugal force following enzymatic treatment or from an explants culture. Human Tenocytes are a useful tool in the study of regenerative medicine and other potential cellular therapies.
0
•
0
•
0
•
0
•
•
Updated 3 weeks ago
baungarten / HW_TI_Encryption
AI Hardware Attack Challenge, CINVESTAV-DD team.
0
•
0
•
0
•
0
•
Apache-2.0
kithminrw / IC2-CASS-2024
The IC2-UNIC 2024 Team Group for Tape Out (UNIC-CASS program by IEEE CASS)
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a week ago
grouposiris / IC3-CASS-2024
The IC3-CASS is one of the five tape-outs done in 2024 as part of the Universalization of IC Design from the CASS (UNIC-CASS) Program. IC3 includes only digital blocks.
Groups:
AGROCHIP
OSIRIS
RAxM
0
•
0
•
0
•
0
•
Apache-2.0
gnoble30 / IC4-CASS-2024
The IC4-CASS is one of the five tape-outs done in 2024 as part of the Universalization of IC Design from the CASS (UNIC-CASS) Program. IC4 includes only digital blocks.
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated 3 weeks ago
duyhieubui / IC5-CASS-2024
UNIC-CASS 2024 IC5 includes VMSU 8bit, HS_ASCON, BEC core and VCO-ADC2.
0
•
1
•
0
•
1
•
Apache-2.0
aashishiiitb / iiitb_alu
Arithmatic Logic Unit
ALU is a processor unit which performs the task of addition, subtraction, multiplication, and division. In order to support CPU for its arithmatic and logical processes, ALU has AU (i.e) arithmatic unit and LU (i.e) Logical Unit. This paper deals with its analysis and functioning of this important unit of CPU using...
0
•
0
•
0
•
0
•
•
Updated a year ago
praneeth / IIITDMK_16-point-Walsh-Transform
Implementing the matrix operation of 16-point Walsh Transform using 8-bit inputs.
0
•
0
•
0
•
0
•
•
Updated 3 months ago
creativebioarray / ImmuneCellIsolation
Creative Bioarray can successfully isolate and culture various types of immune cells from biological samples from different species. Using cytology techniques can isolate more specific immune subgroups and use them in bioassays and treatments. We have established a mature agreement and can provide separation and cultivation services with fast...
0
•
0
•
0
•
0
•
•
Updated 7 months ago
liam / IMPACT_Custom_SRAM_01
IMPACT labs custom SRAM design, built from custom Magic and Xschem designs, to verify and validate design functionality.
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
liam / IMPACT_Custom_SRAM_03
University of South Alabama Custom SRAM project 03. This project includes a 32x1024 Truncation SRAM, also includes a 10x64 6T & 4T Differtential Privacy SRAM, and 2x2 Memristor (ReRAM) array.
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated 8 months ago
rakeshkonchada / Implementation_of_low_power_Bfloat16
To design a low power bfloat16 Pipelined MAC unit for DNN.
0
•
0
•
0
•
0
•
•
Updated 3 weeks ago
ldhung / Implementation_of_PRESENT_and_DM-PRESENT
The lightweight cryptography cores were implemented consisting of PRESENT (lightweight block cipher method) and DM-PRESENT (lightweight hashing method based on PRESENT).
0
•
0
•
0
•
0
•
Apache-2.0
chithambaramoorthii / In-memory-computing-RRAM
The project includes RRAM In Memory Computing Accelerator, by researchers mentioned below under the supervision of Prof: Manan Suri (NVM & Neuromorphic Hardware Research Group IIT-Delhi, https://web.iitd.ac.in/~manansuri/)
Ayan Ray,
Chithambara Moorthii J,
Vivek Parmar
0
•
0
•
0
•
0
•
•
Updated 11 months ago
deepak / In-memory-computing-SRAM
SRAM in memory computing : The project includes SRAM In Memory Computing Accelerator.
0
•
0
•
0
•
0
•
•
Updated 11 months ago
creativebioarray / iPSCDerivedCells
Advances in human induced pluripotent stem cell (iPSC) technology have allowed the generation of donor-derived healthy and diseased cell lines, enabling the study of human disease phenotypes that are challenging to replicate in animal models.
0
•
0
•
0
•
0
•
•
Updated 5 months ago
homelith / ishikai-gds-test-homelith
ishikai-gds-test-homelith
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
ishikai / ISHI-KAI_Multiple_Projects_OpenGFMPW-1
This project is a compilation of ISHI-KAI members' individual analog circuit projects for OpenGFMPW-1.
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated a year ago
benisonpin / ISP_cteTWLCEO
Integrate the RISC-V & ISP pipeline
1
•
1
•
0
•
0
•
Apache-2.0
•
Updated a year ago
urielcho / ITA23_GFMPW1
The primary objective of this project was to impart knowledge about the fundamentals of microchip creation using 130nm and 180nm technology. Key concepts, from Verilog design to obtaining the final GDS layout for fabrication, were covered.
0
•
0
•
0
•
0
•
Apache-2.0
thorstenknoll / J1Asic_GF180
This is the reimplementation of a tiny stack based CPU, named J1. Stack based CPUs were used a lot but got forgotten in the past decades, mostly in combination with the language FORTH. This version of the J1 is stripped down to work with DFF RAM. A full J1 could run a complete FORTH system. Have you ever had a pocket calculator with reverse...
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated 12 months ago
creativebiogene / KnockoutMouseGeneration
CRISPR/Cas9 PlatformCB offers gene knockout mouse generation services for our clients. With experienced scientists and excellent gene editing platform, our staff has successfully generated various gene KO mice by using CRISPR/Cas9. We provide a one-stop KO mouse generation service that covers from sgRNA design and construct, pronuclear...
0
•
0
•
0
•
0
•
•
Updated 3 months ago
mkics / KWS_Challenge
Purpose of this project is to develop a Keyword Spotting hardware accelerator using a generative AI(such as Rapidgpt) to use on Caravel System-on-Chip. I will try to efficiently use as many coefficients as I can of the mel-frequency cepstrum algorithm. If better suited algorithms are found they will be used. The testbenches will also be written...
0
•
0
•
0
•
0
•
•
Updated 7 months ago
fayizferosh / KWS-ha
My design of a simple KWS (Key Word Spotting) hardware accelerator designed by generative AI for efabless 4th GenAI design contest.
0
•
0
•
0
•
0
•
Apache-2.0
xwen1 / KWS_inference-on-chip
We will pre-train a KWS model offline, then extract the computations related structure, activation functions and weight layers of the trained model to implement on the chip, to achieve KWS inference on chip.
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated 7 months ago
pyamnihc / kws-pyamnihc
AI Wake Up Call Submission
0
•
0
•
0
•
0
•
Apache-2.0
•
Updated 7 months ago
dineshannayya / LBIST-MBIST
Logic BIST with Scan Chain to detect struck at fault
MBIST with 4 Location Row Redundancy Support
0
•
0
•
0
•
0
•
•
Updated 2 years ago
passant / LDO1V8
A test chip including three 3.3 V to 1.8 V, 100 mA, LDO
0
•
0
•
0
•
0
•
•
Updated a year ago
passant / LDOR1V8E
A test chip including three 3.3 V to 1.8 V, logic-controlled LDOs
0
•
0
•
0
•
0
•
•
Updated a year ago
danielsantos7 / Leaf
a small 32-bit RISC-V core for IoT applications.
0
•
0
•
0
•
0
•
•
Updated 2 years ago
danielsantos7 / Leaf-(mpw7)
Leaf is a small 32-bit RISC core for simple applications.
0
•
0
•
0
•
0
•
•
Updated 10 months ago